Saeideh Shirinzadeh

Dieses Buch beschreibt einen umfassenden Ansatz für die Synthese und Optimierung von Logic-in-Memory-Computing-Hardware und -Architekturen mit memristiven Bauelementen, der eine solide Grundlage für praktische Anwendungen schafft. Die Leser werden mit einer neuen Generation von Computerarchitekturen vertraut gemacht, die potenziell schneller arbeiten können, da die Notwendigkeit der Kommunikation zwischen Prozessor und Speicher überwunden wird. Die Diskussion umfasst verschiedene Synthesemethoden und Optimierungsalgorithmen, die auf Implementierungskostenmetriken wie Latenzzeit und Flächen abzielen, sowie das Problem der Zuverlässigkeit, das durch die kurze Lebensdauer des Speichers verursacht wird. Präsentiert einen umfassenden Synthesefluss für das aufkommende Feld des Logic-in-Memory-Computings; Beschreibt die automatische Kompilierung von programmierbaren Logik-in-Memory-Computerarchitekturen;Enthält mehrere effektive Optimierungsalgorithmen, die auch auf die klassische Logiksynthese anwendbar sind;Untersucht den unausgewogenen Schreibverkehr in Logic-in-Memory-Architekturen und beschreibt Ansätze zum Verschleißausgleich, um diesen zu verringern.

This book describes a comprehensive approach for synthesis and optimization of logic-in-memory computing hardware and architectures using memristive devices, which creates a firm foundation for practical applications. Readers will get familiar with a new generation of computer architectures that potentially can perform faster, as the necessity for communication between the processor and memory is surpassed. The discussion includes various synthesis methodologies and optimization algorithms targeting implementation cost metrics including latency and area overhead as well as the reliability issue caused by short memory lifetime.Presents a comprehensive synthesis flow for the emerging field of logic-in-memory computing;Describes automated compilation of programmable logic-in-memory computer architectures;Includes several effective optimization algorithm also applicable to classical logic synthesis;Investigates unbalanced write traffic in logic-in-memory architectures and describes wear leveling approaches to alleviate it.

This book describes a comprehensive approach for synthesis and optimization of logic-in-memory computing hardware and architectures using memristive devices, which creates a firm foundation for practical applications. Readers will get familiar with a new generation of computer architectures that potentially can perform faster, as the necessity for communication between the processor and memory is surpassed. The discussion includes various synthesis methodologies and optimization algorithms targeting implementation cost metrics including latency and area overhead as well as the reliability issue caused by short memory lifetime.Presents a comprehensive synthesis flow for the emerging field of logic-in-memory computing;Describes automated compilation of programmable logic-in-memory computer architectures;Includes several effective optimization algorithm also applicable to classical logic synthesis;Investigates unbalanced write traffic in logic-in-memory architectures and describes wear leveling approaches to alleviate it.